All jobs
All jobs
The role involves writing RTL for audio/video processing, network interface, and packet processing modules, and working with board designers on FPGA pinouts, bring-up, and validation. It requires a BSEE or equivalent, at least 5 years of Verilog and/or VHDL experience, and familiarity with Xilinx and Intel/Altera tools, plus strong documentation skills.
Oberteuringen