Senior Out-of-Order CPU Architect

About the role

This role defines end-to-end specifications and microarchitecture for high-performance and low-power processors, setting targets for performance, power, and area and designing new instructions. The engineer also writes and verifies RTL in SystemVerilog and owns timing and power closure, requiring 15+ years of x86 or ARM CPU experience with deep out-of-order pipeline expertise.