All jobs
All jobs
Designs, implements and optimizes clock distribution networks and clock tree synthesis flows for high-performance CPU and SoC products, supporting timing analysis and closure. Collaborates with architecture, physical design and validation teams while building scripting automation. Requires an EE/CS-related STEM degree and experience in digital design, physical design or static timing analysis.
HQ Belgium·Hybrid