Senior SoC Physical Layout & Full-Chip Integration Engineer

About the role

Leads full-chip floorplanning, physical integration and tapeout for advanced-node silicon test vehicles, while developing custom layout methodologies and physical verification flows. Requires custom layout experience at advanced nodes, DRC/LVS/DFM debugging with industry verification tools, and scripting automation in Tcl, Python or SKILL.