Senior Analog and Mixed Signal Design Engineer

About the role

This role leads high-speed wireline SerDes link architecture and transistor-level design of analog front-end and clocking blocks for test chips, from link budgeting through silicon bring-up. It also turns link requirements into process and device requirements. Candidates need SerDes design experience at 28 Gb/s or higher, link modeling skills, and lab validation experience.