All jobs
All jobs
This internship centers on developing system technology co-optimization methods for semiconductor packaging, including evaluating 3D and 2.5D stacking schemes for memory and logic. Interns run system-level evaluations of new devices and integration schemes. Candidates need active PhD candidacy in electrical or computer engineering, research experience in system modeling or circuit design, and IC layout tool familiarity.
HQ Belgium·Hybrid