Mid-level Physical Design Engineer CPU

About the role

This role implements CPU core blocks and subsystems through the RTL-to-GDS flow, covering synthesis, floorplanning, place and route, timing and power analysis, and design closure. Candidates need hands-on experience with industry EDA tools and scripting in TCL plus another language, and they will work with RTL, verification and full-chip teams to meet performance and power targets.