Senior Design Verification Engineer

About the role

Owns end-to-end verification of chassis and interconnect IP blocks for a silicon team, covering test planning, testbench architecture, and coverage closure. Requires over a decade of DV experience with memory subsystems, coherent bus and PCIe/CXL protocols, UVM/SVA, and coding in SystemVerilog, C/C++ and Python.