All jobs
All jobs
This role develops RTL logic and microarchitecture for IP blocks and subsystems that are integrated into full chip designs, optimizing power, performance, and area while resolving verification failures. It requires six or more years of SystemVerilog RTL experience, familiarity with AMBA and coherent protocols, and synthesis and static timing analysis tools. The company is a semiconductor organization.
HQ Belgium·Hybrid