All jobs
All jobs
Entry-level role verifying the quality of hardware IP blocks by writing and running test plans with industry-standard simulation tools and methodologies. The engineer debugs design and verification issues, works with design and validation teams, and documents results. Needs a degree in electrical or computer engineering, Verilog/VHDL and SystemVerilog/UVM experience, and digital design knowledge.
HQ Belgium·Hybrid