GPU Logic Design Engineer

About the role

The role involves writing RTL and optimizing logic for GPU IP blocks and integrating them into system-on-chip designs, including architecture input and power, performance, area and timing work. Candidates need 4+ years of SystemVerilog RTL design experience, plus unit verification and formal equivalence skills.