Director, SoC Design Engineering

About the role

Leads functional verification for complex system-on-chip designs, defining scalable verification strategies across simulation, emulation and formal, and closing verification of key interconnect and IP interfaces. Requires deep SoC microarchitecture knowledge, SystemVerilog/UVM expertise, emulation platform experience, and people management of verification engineers.