Director, Silicon Design Engineering

About the role

The role covers timing analysis, constraint generation and optimization for SoC blocks and full-chip designs, working with clocking, architecture and logic teams. It requires strong static timing analysis skills, TCL scripting, and experience with SoC clocking and power-performance tradeoffs.