Senior Formal Verification Engineer – AI SoC Development

About the role

This role leads formal verification strategy for complex chip IP blocks and subsystems in AI silicon, writing SVA properties, constraints, and coverage goals and driving formal sign-off. The company seeks an engineer with deep ASIC/SoC verification experience, formal tool expertise, and skill in mentoring and cross-functional collaboration.