Senior Static Timing Analysis (STA) Engineer

About the role

The role covers SoC-level static timing analysis, constraint generation, timing closure, and clock network optimization across PVT conditions. It involves close work with architecture, clocking, DFT, and physical design teams. Candidates need 5+ years of timing closure experience, TCL scripting, and industry-standard analysis tools.