All jobs
All jobs
The role builds and runs verification plans for pre-silicon CPU designs, debugging issues through simulation and working with architects and designers to meet deadlines. Candidates need six or more years in CPU verification, hands-on HDL work in Verilog or VHDL, UVM or SystemVerilog experience, and scripting in Python or Perl.
HQ Belgium·Hybrid