Staff SOC DFT Engineer

About the role

This staff-level role covers design-for-test and debug features for complex SoC chips, including DFT methodology, RTL integration and post-silicon validation. It requires a bachelor's degree, 5+ years in DFT or SoC design, and HDL expertise in Verilog, VHDL or SystemVerilog.