Staff Logic Design Engineer

About the role

This staff-level role designs and integrates RTL for a client system-on-chip, covering owned IP blocks, power intent, and clock-domain handling. It needs at least three years of Verilog or SystemVerilog design experience, familiarity with high-speed bus protocols and SoC interconnects, and lab debug experience.