Senior SOC Design Engineer

About the role

This role covers integration and pre-silicon validation of multiple IP blocks in client chipsets and SoCs, including microarchitecture, RTL logic design and verification environments. It requires 6+ years in RTL integration and debug, UVM and formal verification skills, and experience validating complex IP interfaces. The engineer will write test plans and coverage and work with cross-functional teams.