Senior Core Design Verification Engineer

About the role

This engineering role verifies CPU logic and microarchitecture designs by building test benches, verification plans, and simulation models, then debugging failures in the presilicon environment. The position works closely with architects and RTL and physical design teams. Candidates need several years of ASIC or FPGA verification experience, SystemVerilog and UVM skills, and scripting in Python or C/C++.