Logic Design Engineer

About the role

This role designs and integrates RTL logic for next-generation client system-on-chip platforms, covering IP development, SoC integration, power intent and front-end quality checks. Candidates need at least three years in IP or SoC RTL design, strong Verilog and SystemVerilog skills, and experience with pre- or post-silicon debug.