All jobs
All jobs
The role covers physical implementation of CPU core blocks, from synthesis and place-and-route through timing, power optimization, post-layout verification and tapeout. The engineer writes custom constraints and works with architecture, RTL and circuit teams on a future-generation processor. Requires an EE or CE degree and 10+ years in CPU physical design, timing closure and Tcl scripting.
HQ Belgium·Hybrid