All jobs
All jobs
Leads a team of engineers handling RTL-to-GDS physical design for complex CPU blocks, from synthesis and place-and-route through post-layout verification and tapeout. Requires a BS or MS in electrical or computer engineering, a decade of hands-on design experience, at least three years leading engineers, and familiarity with Synopsys or Cadence tools.
HQ Belgium·Hybrid