All jobs
All jobs
This graduate role covers designing, developing and verifying system-on-a-chip IP blocks, integrating them with Verilog or SystemVerilog and running simulations and coverage analysis. Candidates need a relevant bachelor's degree, HDL and digital design knowledge, and scripting skills in Python, Perl or Shell.
HQ Belgium·Hybrid