CPU HVM Functional-Test Verification Engineer

About the role

This role validates manufacturing functional test coverage for next-generation CPU designs, writing functional tests and using fault simulation to close coverage gaps before high-volume production. The engineer debugs pre-silicon test and design failures alongside architecture, SoC design and manufacturing teams. It requires Python, Perl, C/C++, SystemVerilog/UVM and CPU microarchitecture knowledge.