Pre-Silicon Verification Engineer

About the role

This role verifies clock generator IP blocks such as PLLs and FLLs before silicon exists. The work involves building UVM and SystemVerilog testbenches, debugging issues, and supporting mixed-signal validation with architecture, RTL, and analog design teams. Candidates need UVM and SystemVerilog experience and scripting skills in Python or Perl.