Senior Verification Engineer

About the role

Leads verification planning for complex IP blocks and subsystems in networking and AI chips, using simulation and formal methods to find pre-silicon bugs. Needs 10+ years of SystemVerilog/UVM experience, mentoring ability, and enthusiasm for AI-assisted verification.