Senior CPU Logic Design Engineer

About the role

This role covers defining micro-architecture and writing RTL for allocation and resource management in a high-performance CPU core, owning features from architecture exploration through validation and debug. Candidates need 5+ years of SystemVerilog RTL design experience, strong computer architecture knowledge, and a record of driving complex features independently.