Senior ASIC Verification Engineer

About the role

This senior role owns functional verification for complex AI acceleration IPs and subsystems, from planning and environment build through coverage closure and sign-off. It calls for 6+ years of SystemVerilog/UVM experience, technical leadership and mentoring, and interest in applying AI tools across the verification flow.