Senior ASIC DFT Engineer

About the role

This senior, hands-on role defines design-for-test architecture and implementation for AI accelerator chips, including scan, compression, JTAG, MBIST and ATPG, driving fault coverage to sign-off. It requires 6+ years of DFT experience, close work with design and test teams, and interest in applying AI tools to the DFT flow.