Physical Design Automation Engineer

About the role

Develops and optimizes RTL-to-GDS place-and-route flows for chip designs on advanced process nodes, supporting internal teams and external foundry customers. Requires hands-on block-level implementation expertise covering floorplanning, clock tree synthesis, routing, timing closure and sign-off, plus Tcl scripting and mentoring skills.