Silicon Design Verification Engineer

About the role

This role verifies client system-on-chip designs by planning and running tests for design-for-test features and complex microarchitecture using simulation and emulation, then debugging failures to root cause. It requires several years of RTL and specification experience, SystemVerilog or UVM verification, validation planning, and Linux skills.