All jobs
All jobs
Leads physical design implementation of advanced CPU IPs from floorplanning through signoff, driving PPA convergence, timing closure and methodology improvements across projects. Requires 14+ years of ASIC or CPU physical design experience, strong expertise in STA, power integrity and physical verification, and experience mentoring engineers.
HQ Belgium·Hybrid