Mixed Signal IP Verification Engineer

About the role

Verifies mixed-signal power delivery IP blocks such as voltage regulators, ADCs and DACs for client processor chips. The role covers test planning, assertions and coverage, AMS simulation, and debugging alongside RTL and analog design teams. Requires an electrical or computer engineering degree, several years of UVM/SystemVerilog verification, and experience with specs and behavioral models.