IP RTL Senior Design Engineer

About the role

Senior RTL designer for SoC IP blocks covering fabric bridges, privilege-based access control, parity/ECC, and RAS fault handling. Requires 8+ years of RTL experience in Verilog/SystemVerilog, AXI/APB expertise, and telemetry and debug hardware skills. The role is on-site in Bangalore.