Formal Verification Engineer

About the role

Proves the correctness of hardware microarchitecture and RTL blocks using model checking and equivalence checking, defining verification scope, abstractions, and test plans to converge complex designs on schedule. Requires 3+ years of formal verification experience, with Jasper, SVA, and Python preferred.