DFT Design Engineer

About the role

The role designs and verifies test structures for chips, including scan architecture, ATPG, memory BIST and repair, and JTAG. It requires RTL coding, gate-level simulation with timing, and working with post-silicon teams on ATE debugging. Candidates need a relevant engineering degree and at least two years of DFT experience.