GPU Senior Logic Design Engineer

About the role

Designs and implements RTL logic for media IP blocks, with a focus on video encoder and decoder hardware. The role covers microarchitecture definition, power, performance, area and timing optimization, unit-level verification and debugging, and supporting SoC integration. Candidates need several years of SystemVerilog RTL experience and scripting skills in C, Perl or Python.