Analog Design Engineer

About the role

Designs and optimizes analog and mixed-signal circuits such as PLLs, LDOs, ADCs and GPIO for semiconductor IP on advanced process nodes. Covers floor planning, simulation, verification, test plans and power and area tuning, working closely with architecture and layout teams. Requires 12+ years of CMOS analog design experience and knowledge of LDO, clocking and ADC circuits.