All jobs
All jobs
Leads design of analog and mixed-signal circuits for high-speed chip-to-chip and system connectivity, covering transistor-level design of SerDes, PLLs, clocking, and I/O blocks through silicon validation. Requires 5 to 9 years in analog IC design, strong CMOS and advanced-node experience, Cadence tooling, and mentoring ability.
HQ Belgium·Hybrid