Chassis IP Senior Design Engineer

About the role

The role involves RTL logic design and verification support for interconnect and foundation IP blocks, including routers, arbiters and protocol conversion bridges, used to build SoC chassis. Candidates need strong Verilog and SystemVerilog skills, knowledge of AMBA and PCIe/CXL protocols, lint and CDC tooling, and at least 10 years of logic design experience.