Chassis IP Design Engineer

About the role

The role involves writing and optimizing RTL logic for reusable IP blocks, meeting power, performance, area and timing goals, and working with architecture, verification and integration teams. Candidates need an engineering degree with several years of SoC or IP design experience, plus Verilog/SystemVerilog and lint/CDC skills.