CPU Senior Timing Engineer

About the role

Drives top-level timing analysis and closure for CPU designs, covering constraints, multi-mode multi-corner setups, and signoff across implementation stages. Works with RTL, block, physical design and clock teams to resolve setup, hold and cross-block issues, and builds scripts to automate timing flows. Requires hands-on static timing analysis experience with PrimeTime or Tempus and scripting skills.