CPU Senior Clock Design Engineer

About the role

Designs and optimizes clock distribution networks for high-performance CPU and SoC chips, including clock tree synthesis, timing analysis and closure. Requires a bachelor's with 3+ years or a master's with 2+ years in physical design, plus CTS experience on Synopsys and Cadence tools and submicron node knowledge.