CPU Physical Design Engineer

About the role

The role implements CPU designs from RTL to GDS, covering synthesis, place and route, clock tree synthesis, timing analysis, power integrity, and signoff checks. It requires 10+ years of experience, EDA tool expertise with Synopsys and Cadence, low-power design knowledge, and scripting skills for flow automation.