CPU RTL Design Manager

About the role

Leads a front-end CPU team delivering RTL design, design verification and formal verification for a microarchitecture unit on next-generation server and client processors. Owns execution from architecture through pre-silicon validation and silicon readiness while growing engineers. Requires CPU microarchitecture expertise, SystemVerilog and formal tools knowledge, and 5+ years of engineering management.