CPU Floorplan Lead

About the role

Owns the physical layout of CPU IP blocks, balancing die area, cost, metal-layer choices and reuse across product SKUs. Coordinates with architecture, clock, logic, power delivery and package teams to integrate dies, set block boundaries and pin plans, and prepare floorplans for place and route. Requires an electrical engineering degree, 10+ years of experience and expertise in floorplanning tools.