CPU DFT Manager

About the role

Leads a design-for-test team for x86 CPU design and validation, planning parallel projects across global sites. Requires 10+ years of DFT experience at IP or SoC level, hands-on JTAG, memory BIST and repair, RTL simulation, and ATE debugging with post-silicon teams, plus 5+ years managing engineers.