CPU Clock Design Lead

About the role

Leads the design, implementation and optimization of clock distribution networks for high-performance processors, including clock tree synthesis, timing closure and custom clock circuits. Requires a bachelor's degree with 6+ years of physical design experience or an advanced degree, plus hands-on CTS work on Synopsys and Cadence tools and timing signoff expertise.