All jobs
All jobs
This role leads design analysis and methodology for memory blocks and data path subsystems in high-performance CPU cores on advanced process nodes. It targets operation above 5 GHz with low-power, area-efficient digital design, and requires expertise in SRAM, register file and ROM design, static timing analysis, and post-silicon memory analysis. The work includes close collaboration with layout and floorplanning teams.
HQ Belgium·Hybrid